Pre-distortion system for a synthesizer having modulation applied in the reference path

ABSTRACT

A system providing a phase or frequency modulated signal is provided. In general, the system includes a phase locked loop (PLL) having a fractional-N divider in a reference path of the PLL operating to divide a reference frequency based on a pre-distorted modulation signal. Pre-distortion circuitry operates to provide the pre-distorted modulation signal by pre-distorting a modulation signal such that a convolution, or cascade, of the pre-distortion and a transfer function of the PLL results in a substantially flat frequency response for a range of modulation rates greater than a bandwidth of the PLL.

RELATED APPLICATIONS

The present application is a Continuation-in-Part (CIP) of U.S. patent application Ser. No. 11/047,258, entitled FRACTIONAL-N OFFSET PHASE LOCKED LOOP, filed on Jan. 31, 2005 now U.S. Pat. No. 7,098,754, which is hereby incorporated herein by reference in its entirety.

FIELD OF THE INVENTION

The present invention relates to a phase locked loop (PLL) and more particularly relates to pre-distorting a modulation signal provided to a fractional-N divider in a reference path of a PLL.

BACKGROUND OF THE INVENTION

In many radio systems, information is conveyed through phase or frequency modulation. In the past, phase or frequency modulation was formed by analog means such as applying the modulation signal to a varactor diode to warp the frequency versus time response of a voltage controlled oscillator. In more recent times, the phase or frequency modulation has been performed within the digital domain and applied to a fractional-N divider in the feedback loop of a fractional-N synthesizer. For example, see U.S. Pat. No. 6,834,084, entitled DIRECT DIGITAL POLAR MODULATOR, which issued Dec. 21, 2004 and is hereby incorporated herein by reference in its entirety. This technique has some significant advantages over the older analog techniques. Namely, the system has a digitally predictable and repeatable response, needs no calibration, and has lower cost and smaller size.

One difficulty encountered with digital phase or frequency modulation systems using a fractional-N frequency synthesizer is that the closed loop frequency response of a typical fractional-N synthesizer has a cut-off frequency that is not sufficient to pass many desired modulation formats within the required spectral and distortion limits. One solution to this problem is disclosed in U.S. Pat. No. 6,008,703, entitled DIGITAL COMPENSATION FOR WIDEBAND MODULATION OF A PHASE LOCKED LOOP FREQUENCY SYNTHESIZER, issued Dec. 28, 1999. In this system, the modulation fed to the fractional-N divider in the feedback loop of a fractional-N synthesizer is pre-distorted to compensate for the low-pass response of the fractional-N synthesizer.

However, there is a difficulty with the system disclosed in U.S. Pat. No. 6,008,703. Even with the pre-distortion in the feedback loop, the noise shaping of the fractional-N synthesizer limits the practical maximum bandwidth of the synthesizer to values that are marginal for systems such as the Enhanced Data Rate for Global Evolution (EDGE) 8-Level Phase Shift Keying (8PSK) modulation format and not sufficient for the 3G Wideband Code Division Multiple Access (WCDMA) modulation format. As such, there remains a need for an improved digital modulation system.

SUMMARY OF THE INVENTION

The present invention relates to a system providing a phase or frequency modulated signal. In general, the system includes a phase locked loop (PLL) having a fractional-N divider in a reference path of the PLL operating to divide a reference frequency based on a pre-distorted modulation signal. Pre-distortion circuitry operates to provide the pre-distorted modulation signal by pre-distorting a modulation signal such that a convolution, or cascade, of the pre-distortion and a transfer function of the PLL results in a substantially flat frequency response for a range of modulation rates greater than a bandwidth of the PLL.

In one embodiment, the PLL is a fractional-N offset phase locked loop (FN-OPLL) having a bandwidth greater than a traditional fractional-N PLL. In general, the FN-OPLL includes a first phase locked loop (PLL) including the fractional-N divider, a phase detector, a loop filter, a voltage controlled oscillator (VCO), and feedback circuitry. In operation, combiner circuitry combines an initial fractional divide value and the pre-distorted modulation signal to provide a combined fractional divide value. Based on the combined fractional divide value, the fractional-N divider divides the reference frequency to provide a divided reference frequency to the phase detector. The phase detector compares a phase of the divided reference frequency to a phase of a feedback signal to provide a comparison signal. The comparison signal is filtered by the loop filter to provide a control signal, which is provided to the VCO and controls a frequency of an output signal provided by the VCO. The output signal is processed by the feedback circuitry to provide the feedback signal to the phase detector. In one embodiment, the feedback circuitry includes a mixer operating to multiply the output signal by a local oscillator signal, thereby downconverting the output signal to provide the feedback signal. The local oscillator signal is provided by a second PLL, which may be a fractional-N PLL. The local oscillator signal from the second PLL may also be provided to the fractional-N divider as the reference signal for the first PLL.

Those skilled in the art will appreciate the scope of the present invention and realize additional aspects thereof after reading the following detailed description of the preferred embodiments in association with the accompanying drawing figures.

BRIEF DESCRIPTION OF THE DRAWING FIGURES

The accompanying drawing figures incorporated in and forming a part of this specification illustrate several aspects of the invention, and together with the description serve to explain the principles of the invention.

FIG. 1 illustrates a mobile terminal according to one embodiment of the present invention;

FIG. 2 is a more detailed illustration of the modulator of the mobile terminal of FIG. 1 including digital pre-distortion circuitry for pre-distorting a modulation signal provided to a fractional-N divider in a reference path of a phase locked loop (PLL) according to one embodiment of the present invention;

FIG. 3 illustrates an exemplary embodiment of the PLL according to one embodiment of the present invention; and

FIG. 4 illustrates an exemplary embodiment of the PLL according to another embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the invention and illustrate the best mode of practicing the invention. Upon reading the following description in light of the accompanying drawing figures, those skilled in the art will understand the concepts of the invention and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.

The present invention is preferably incorporated in a mobile terminal 10, such as a mobile telephone, personal digital assistant, wireless Local Area Network (LAN) device, a base station in a mobile network, or the like. The basic architecture of a mobile terminal 10 is represented in FIG. 1, and may include a receiver front end 12, a radio frequency transmitter section 14, an antenna 16, a duplexer or switch 18, a baseband processor 20, a control system 22, memory 24, a frequency synthesizer 26, and an interface 28. The receiver front end 12 receives information bearing radio frequency signals from one or more remote transmitters provided by a base station (not shown). A low noise amplifier 30 amplifies the signal. A filter circuit 32 minimizes broadband interference in the received signal, while a downconverter 34 downconverts the filtered, received signal to an intermediate or baseband frequency signal, which is then digitized into one or more digital streams. The receiver front end 12 typically uses one or more mixing frequencies generated by the frequency synthesizer 26.

The baseband processor 20 processes the digitized, received signal to extract the information or data bits conveyed in the received signal. This processing typically comprises demodulation, decoding, and error correction operations. As such, the baseband processor 20 is generally implemented in one or more digital signal processors (DSPs).

On the transmit side, the baseband processor 20 receives digitized data from the control system 22, which it encodes for transmission. The control system 22 may run software stored in the memory 24. Alternatively, the operation of the control system 22 may be a function of sequential logic structures as is well understood. After encoding the data from the control system 22, the baseband processor 20 outputs the encoded data to the radio frequency transmitter section 14. A modulator 36 receives the data from the baseband processor 20 and operates according to one or more modulation schemes to provide a modulated signal to the power amplifier circuitry 38. The modulation scheme of the modulator 36 is controlled by a mode select signal (MODE SELECT) from the control system 22.

In one embodiment, the modulator 36 operates according to either an 8-Level Phase Shift Keying (8PSK) modulation scheme, which is a modulation scheme containing both amplitude and phase components, or a Gaussian Minimum Shift Keying (GMSK) modulation scheme, which is a constant amplitude modulation scheme. When in 8PSK mode, the modulator 36 provides a phase modulation component at a desired transmit frequency to the power amplifier circuitry 38 and an amplitude modulation component to the power control circuitry 40. The power control circuitry 40 controls an output power of the power amplifier circuitry 38 based on the amplitude modulation component or, optionally, a combination of a ramping signal and the amplitude modulation component, thereby providing amplitude modulation of the phase modulation component. When in GMSK mode, the modulator 36 provides a phase modulated signal to the power amplifier circuitry 38 and the ramping signal to the power control circuitry 40, where the power control circuitry 40 controls the output power of the power amplifier circuitry 38 based on the ramping signal.

The power amplifier circuitry 38 amplifies the modulated signal from the modulator 36 to a level appropriate for transmission from the antenna 16. A gain of the power amplifier circuitry 38 is controlled by the power control circuitry 40. In essence, the power control circuitry 40 operates to control a supply voltage provided to the power amplifier circuitry 38. When in 8PSK mode, the power control circuitry 40 controls the supply voltage based on the amplitude modulation component or, optionally, a combination of the amplitude modulation component and the ramping signal from the modulator 36. When in GMSK mode, the power control circuitry 40 operates to control the supply voltage provided to the power amplifier circuitry 38 based on the ramping signal.

A user may interact with the mobile terminal 10 via the interface 28, which may include interface circuitry 42 associated with a microphone 44, a speaker 46, a keypad 48, and a display 50. The interface circuitry 42 typically includes analog-to-digital converters, digital-to-analog converters, amplifiers, and the like. Additionally, it may include a voice encoder/decoder, in which case it may communicate directly with the baseband processor 20.

The microphone 44 will typically convert audio input, such as the user's voice, into an electrical signal, which is then digitized and passed directly or indirectly to the baseband processor 20. Audio information encoded in the received signal is recovered by the baseband processor 20, and converted into an analog signal suitable for driving speaker 46 by the interface circuitry 42. The keypad 48 and display 50 enable the user to interact with the mobile terminal 10, input numbers to be dialed and address book information, or the like, as well as monitor call progress information.

FIG. 2 illustrates an exemplary embodiment of the modulator 36 wherein the modulator 36 operates in either an 8PSK mode or a GMSK mode. It should be noted 8PSK and GMSK are exemplary modulation schemes and are not intended to limit the scope of the present invention. As illustrated, the modulator 36 includes several components, including a data interface 52, a mapping module 54, first and second filters 56, 58, and a polar converter 60.

Other components of the modulator 36 will be discussed below. It should be noted that the data interface 52 may include First In First Out (F_(IF)O) circuitry or may alternatively be a real time serial data interface.

The mapping module 54, the filters 56 and 58, and the polar converter 60 form part of an 8PSK modulator. As discussed below, the 8PSK modulator also includes amplitude modulation to amplitude modulation (AM/AM) compensation circuitry 62, amplitude modulation to phase modulation (AM/PM) compensation circuitry 64, and various other components.

When in 8PSK mode, the data interface 52 receives data from the baseband processor 20 (FIG. 1) at the bit rate of the system. This data is passed to the mapping module 54, where the data is grouped into symbols of three consecutive data bits, Grey coded, and rotated by 3π/8 on each symbol as per European Telecommunications Standards Institute (ETSI) specifications. The resulting symbol is mapped to one of sixteen points in an in-phase (I), quadrature phase (Q) constellation.

Both the in-phase (I) and the quadrature phase (Q) components for each point are then filtered by the first and second filters 56, 58, respectively. In an exemplary embodiment, the first and second filters 56, 58 are EDGE finite impulse response (FIR) filters. This, as dictated by the ETSI specifications, shapes the response between symbol times.

After filtering, both the in-phase (I) and the quadrature phase (Q) components are sent to the polar converter 60. The polar converter 60 uses a classical coordinate rotation digital computer (CORDIC) algorithm or like rectangular to polar conversion technique. Thus, the polar converter 60 generates phase (+) and amplitude (r) equivalent signals. Further information about CORDIC algorithms may be found in Proceedings of the 1998 ACM/SIGDA Sixth International Symposium On Field Programmable Gate Arrays by Ray Andraka, Feb. 22-24, pp. 191-200 and “The CORDIC Trigonometric Computing Technique” by Jack E. Volder, IRE Trans on Elect. Computers, p. 330, 1959, both of which are hereby incorporated by reference in their entireties.

The amplitude signal (r) from the polar converter 60 is provided to a first input of a multiplier 66. A power amplifier (PA) ramp generator 68 generates a ramping signal (V_(RAMP)) and provides the ramping signal (V_(RAMP)) to a second input of the multiplier 66. The ramping signal (V_(RAMP)) is generated to define the transmit burst. A magnitude of the ramping signal (V_(RAMP)) may be controlled to control an output power level of the power amplifier circuitry 38. The multiplier 66 operates to multiply the amplitude signal (r) and the ramping signal (V_(RAMP)) to provide an output signal. The output signal from the multiplier 66 and the ramping signal (V_(RAMP)) are provided to a switch 70, which is controlled by the mode select signal (MODE SELECT). In 8PSK mode, the switch 70 is controlled such that the output of the multiplier 66 is output by the switch 70.

At this point, the amplitude signal (r) is split and directed to the AM/AM compensation circuitry 62 and the AM/PM compensation circuitry 64. The AM/AM compensation circuitry 62 introduces a compensation term to the amplitude signal from the output of the switch 70 that, after further processing, counteracts the distortion introduced by AM to AM conversion in the power amplifier circuitry 38. Further details of an exemplary embodiment of the AM/AM compensation circuitry 62 can be found in commonly owned and assigned U.S. Patent Application Publication No. 2003/0215026, entitled AM TO AM CORRECTION SYSTEM FOR POLAR MODULATOR, filed May 16, 2002, which is hereby incorporated by reference in its entirety.

The phase signal (φ1) from the polar converter 60 is directed to a switch 72, which is controlled by the mode select signal (MODE SELECT). In 8PSK mode, the switch 72 is controlled to output the phase signal (φ1) as a phase signal (φ). The AM/PM compensation circuitry 64 introduces a compensation term to the phase signal (+) via subtraction circuitry 74 that, after further processing, counteracts the distortion introduced by AM to PM conversion in the power amplifier circuitry 38. Further details of an exemplary embodiment of the AM/PM compensation circuitry 64 can be found in commonly owned and assigned U.S. Patent Application Publication No. 2003/0215025, entitled AM TO PM CORRECTION SYSTEM FOR POLAR MODULATOR, filed May 16, 2002, which is hereby incorporated by reference in its entirety.

The output of the subtraction circuitry 74, which is referred to herein as a combined signal, is directed to a phase to frequency converter 76. The output of the phase to frequency converter 76 is a frequency signal (f), which generally corresponds to the desired frequency deviation of the modulated signal. Magnitude adjusters 78, 80 then adjust the magnitude of the pre-distorted amplitude signal (r′) and the frequency signal (f), respectively, to a level expected by a time aligner 82, such that they comply with the appropriate standard. Next, a relative time delay is applied as necessary to the signals for best Error Vector Magnitude (EVM) and spectrum by the time aligner 82, such that the time aligner 82 provides the time-aligned predistorted amplitude signal (r′) and frequency signal (f). Because these are preferably digital components, concerns about variations in analog components and the corresponding variation in time delays downstream are minimized.

At this point, the amplitude signal (r) and the frequency signal (f) separate and proceed by different paths, an amplitude signal processing path and a frequency signal processing path, to the power amplifier circuitry 38. With respect to the amplitude signal processing path, when in the 8PSK mode, the time-aligned pre-distorted amplitude signal (r′), which may be referred to as a digital power control signal, is converted to an analog power control signal by a digital-to-analog (D/A) converter 84. The analog power control signal is used by the power control circuitry 40 to set the collector voltage on the power amplifier circuitry 38. As the amplitude signal (r) changes, the voltage at the power amplifier circuitry 38 collector changes, and the output power will vary as V²/R_(out) (R_(out) is not shown, but is effectively the load on the power amplifier circuitry 38). This is sometimes known as “plate modulation.”

The time-aligned frequency signal (f) from the time aligner 82 is directed to a digital filter 86 and digital pre-distortion circuitry 88 to provide a pre-distorted frequency signal (f′) to a phase locked loop (PLL) 90. Due to the closed loop frequency response or transfer function of the PLL 90, which is basically a low-pass response, the PLL 90 has an upper limit for permissible modulation rates. As discussed below, the pre-distortion applied by the digital pre-distortion circuitry 88 operates to extend the allowable range of modulation rates that may be passed through the PLL 90. More specifically, the pre-distortion applied by the digital pre-distortion circuitry 88 is such that the convolution, or cascade, of the pre-distortion and the transfer function of the PLL 90 results in a substantially flat frequency response in amplitude, phase, and group delay for a range of modulation rates greater than the range of modulation rates that would be permissible for the PLL 90 without the digital pre-distortion circuitry 88.

After the frequency signal (f) is pre-distorted, the pre-distorted frequency signal (f′), which is a digital signal, is provided to the PLL 90 to provide direct digital modulation in a manner similar to that described in commonly owned and assigned U.S. Pat. No. 6,834,084. The PLL 90 generates an output at the desired radio frequency. In one embodiment, the data interface 52 provides a digital data interface to the baseband processor 20 (FIG. 1), and the entire phase path from the data interface 52 to the PLL 90 is a digital path.

The modulator 36 also includes a GMSK modulator, which includes the GMSK modulation circuitry 92. When in GMSK mode, the GMSK modulation circuitry 92 processes the data to generate a phase signal (+2). In one embodiment, the GMSK modulation circuitry 92 is a look-up table. Another exemplary embodiment of the GMSK modulation circuitry 92 is discussed in U.S. Pat. No. 5,825,257, entitled GMSK MODULATOR FORMED OF PLL TO WHICH CONTINUOUS PHASE MODULATED SIGNAL IS APPLIED, issued Oct. 20, 1998, which is hereby incorporated by reference in its entirety. It should be appreciated that other embodiments of the GMSK modulation circuitry 92 may also be used and the particular circuitry is not central to the present invention.

The phase signal (φ2) from GMSK modulation circuitry 92 is provided to the switch 72. In GMSK mode, the switch 72 is controlled to output the phase signal (φ2) from the GMSK modulation circuitry 92. As discussed above, the phase signal (φ) output by the switch 72 is pre-distorted via AM/PM compensation circuitry 64 and the subtraction circuitry 74, converted to the frequency signal (f) via the phase-to-frequency converter 76, and adjusted and time-aligned via the magnitude adjuster 80 and time aligner 82.

As for the amplitude signal, the switch 70 is controlled such that the ramping signal (V_(RAMP)), rather than the output of the multiplier 66 is provided to the AM/AM compensation circuitry 62 and the AM/PM compensation circuitry 64. As such, the output of the switch 70 has no amplitude modulation component, as is desired for GMSK mode. As discussed above, the pre-distorted amplitude signal (r′) from the AM/AM compensation circuitry 62 is magnitude adjusted and time aligned by the magnitude adjuster 78 and time aligner 82.

At this point, the amplitude signal (r) and the frequency signal (f) output by the time aligner 82 separate and proceed by different paths to the power amplifier circuitry 38. With respect to the amplitude signal processing path, the time-aligned pre-distorted amplitude signal (r′), which may be referred to as a digital power control signal, is converted to an analog power control signal by a digital-to-analog (D/A) converter 84. The analog power control signal is used by the power control circuitry 40 to set the collector voltage on the power amplifier circuitry 38. As with 8PSK mode, the frequency signal (f) from the time aligner 82 is directed to the digital filter 86, the digital pre-distortion circuitry 88, and the PLL 90. The PLL 90 generates the output at the desired radio frequency

FIG. 3 illustrates a first embodiment of the present invention wherein the digital pre-distortion circuitry 88 provides the pre-distorted frequency signal (f′) to a fractional-N divider in the reference path of the PLL 90. In this embodiment, the PLL 90 is a Fractional-N Offset PLL (FN-OPLL). In general, the FN-OPLL 90 includes a first phase lock loop (PLL) 94, which includes a fractional-N divider 96, a phase detector 98, a loop filter 100, a voltage controlled oscillator (VCO) 102, and a mixer 104. The FN-OPLL 92 also includes a second PLL 106. It should be noted that the second PLL 106 may also be used as the frequency synthesizer 26 (FIG. 1) for the mobile terminal 10 when in receive mode. In operation, the fractional-N divider 96 fractionally divides a local oscillator frequency signal (F_(LO)), which is the output of the second PLL 106 and a reference frequency (F_(R1)) for the first PLL 94, based on an integer value (N_(INT1)) and a fractional value (NUM1) to provide reference signal (F_(R1)′).

The values N_(INT1) and NUM1 are generated by combiner circuitry 108 based on a modulation signal, which in this embodiment corresponds to the pre-distorted frequency signal (f′) from the phase path of the modulator 36 of FIG. 2, and integer and fractional values N_(INT0) and NUM0. The integer and fractional values N_(INT0) and N_(UM0) define an initial fractional divide value (N₀), which corresponds to a desired center or carrier frequency of the output signal (F_(VCO)). The integer and fractional values N_(INT0) and NUM0 may be provided by the control system 22 (FIG. 1).

In one embodiment, the combiner circuitry 108 combines the initial fractional divide value (N₀) and the pre-distorted frequency signal (f′) using the following equation: N=N ₀+Modulation, where N=N _(INT1) .NUM1, and N is a combined divider value and “Modulation” is the pre-distorted frequency signal (f′). The value N_(INT1) is an integer portion of the combined divider value and NUM1 is a fractional part of the combined divider value.

The value N_(INT1) is passed to delay circuitry 110 which delays the value N_(INT1) with a delay equal to the effective delay of delta-sigma modulator 114, creating a delayed version of the value N_(INT1) (N′_(INT1)). As discussed below, the delay ensures that the value N′_(INT1) and a sequence output by the delta-sigma modulator 114 are time aligned at a summation node of the fractional-N divider 96.

An exemplary embodiment of the fractional-N divider 96 is also illustrated in FIG. 3, wherein the fractional-N divider 96 includes N-divider circuitry 112, delta-sigma modulator 114, and summation circuitry 116. The summation circuitry 116 is generally referred to as combiner circuitry, and can comprise, for example, a digital binary adder. The operation of the fractional-N divider 96 is known in the art and is not described in detail herein. In general, the fractional-N divider 96 divides the local oscillator signal (F_(LO)), or reference signal, by N′_(INT1).NUM1, where N′_(INT1) is the delayed version of the integer portion (N_(INT1)) of the combined divide value from the combiner circuitry 108 and NUM1 is the fractional portion of the combined divide value from the combiner circuitry 108. The delay circuitry 110 ensures that the delayed version of the value N_(INT1) (N′_(INT1)) and the sequence output by the delta-sigma modulator 114 are time aligned at the summation circuitry 116. Accordingly, an instantaneous divide value (N_(INST)) provided to the N-divider circuitry 112 from the summation circuitry 116 is defined as: N _(INST) =N _(INT1) ^(′)+sequence, where N′_(INT1) is the output of the delay circuitry 110, and sequence is a current value of a sequence provided by the delta-sigma modulator 114, as will be apparent to one of ordinary skill in the art.

Since the fractional divide value (N′_(INT1).NUM1) of the fractional-N divider 96 is provided by the combiner circuitry 108 based on the pre-distorted frequency signal (f′), the local oscillator signal (F_(LO)) is fractionally divided based on the pre-distorted frequency signal (f′), thereby controlling the output signal (F_(VCO)) of the FN-OPLL 90 such that it is a phase or frequency modulated signal. Further, in one embodiment, the pre-distorted frequency signal (f′) is a digital signal such that the FN-OPLL 90 provides a digital modulation interface. This is especially beneficial where the phase path of the modulator 36 (FIG. 2) from the data interface 52 (FIG. 2) to the FN-OPLL 90 is entirely a digital path according to one embodiment of the present invention.

The phase detector 98 compares the fractionally divided reference signal (F_(R1)′) output by the fractional-N divider 96 to an intermediate frequency signal (F_(IF)). The output of the phase detector 98 is filtered by the loop filter 100 and provided to the VCO 102 as a control voltage (V_(C)). The loop filter 100 is designed such that the first PLL 94 has a wide open-loop unity-gain bandwidth. In one embodiment, the first PLL 94 has a bandwidth of 800 kHz. The wide bandwidth is possible, at least in part, due to the use of the mixer 104 in the feedback path rather than a fractional-N divider as in traditional fractional-N PLLs. Based on the control voltage (V_(C)), the VCO 102 provides the output signal (F_(VCO)). As described above with respect to the modulator 36, the output of the VCO 102 is the modulated signal and is provided to the power amplifier circuitry 38.

The output signal (F_(VCO)) of the VCO 102 is also provided to a feedback path including the mixer 104 and optionally a feedback filter 118. The mixer 104 operates to multiply the output signal (F_(VCO)) of the VCO 102 by a divided local oscillator signal (F_(LO2)). It should be noted that additional divider circuits may be placed between the VCO 102 and the mixer 104 depending on the particular implementation. The divided local oscillator signal (F_(LO2)) is provided by a divider 120, which operates to divide the local oscillator signal (F_(LO)) from the second PLL 106 by an integer divide value. The divider 120 may alternatively be a fractional-N divider. It should be noted that the divider 120 is optional, and the local oscillator signal (F_(LO)) may alternatively be provided to the mixer 104.

In operation, the mixer 104 multiplies the output signal (F_(VCO)) of the VCO 102 and the divided local oscillator signal (F_(LO2)), thereby downconverting the output signal (F_(VCO)) to provide the intermediate frequency signal (F_(IF)). The output of the mixer 104 may include a high frequency component at a frequency equal to the frequency of the signal (F_(VCO)) plus the frequency of the divided local oscillator signal (F_(LO2)) and a low frequency component at a frequency equal to a difference of the frequency of the signal (F_(VCO)) and the frequency of the divided local oscillator signal (F_(LO2)), as commonly known. Thus, the output of the mixer 104 may optionally be filtered by the feedback filter 118 to remove either the high frequency component or the low frequency component depending on the particular implantation to thereby provide the intermediate frequency signal (F_(IF)) to the phase detector 98.

An exemplary embodiment of the second PLL 106 is also illustrated in FIG. 3. In this embodiment, the second PLL 106 is a fractional-N PLL and includes a phase detector 122, a loop filter 124, a voltage controlled oscillator (VCO2) 126, and a fractional-N divider 128. In operation, the voltage controlled oscillator 126 provides the local oscillator signal (F_(LO)). The local oscillator signal (F_(LO)) is fractionally divided by the fractional-N divider 128 to provide a feedback signal to one input of the phase detector 122. A reference frequency (F_(R2)), which may be generated by a reference oscillator, is provided to a second input of the phase detector 122. The phase detector 122 compares the feedback signal to the reference frequency (F_(R2)) and an output signal from the phase detector 122 is provided to the loop filter 124. The loop filter 124 filters the output signal from the phase detector 122 to provide a control voltage to the voltage controlled oscillator 126. In one embodiment, the loop filter 124 has a narrow bandwidth, such as 90 kHz. The frequency of the local oscillator signal (F_(LO)) is controlled by an external component, such as the control system 22 (FIG. 1), by controlling the control inputs (N_(INT2) and NUM2) provided to the fractional-N divider 128. Accordingly, the control inputs N_(INT2) and NUM2 may be controlled for channel selection and for spur avoidance.

According to the present invention, the digital pre-distortion circuitry 88 operates to pre-distort the frequency signal (f) to provide the pre-distorted frequency signal (f′) to the fractional-N divider 96 in a reference path of the FN-OPLL 90. As discussed above, the pre-distorted frequency signal (f′) is provided to the fractional-N divider 96 via the combiner 108. Note that the frequency signal (f) may also be referred to as a modulation signal, and the pre-distorted frequency signal (f′) may also be referred to as a pre-distorted modulation signal.

In general, the digital pre-distortion circuitry 88 operates to apply pre-distortion in order to effectively increase the bandwidth of the PLL 90 with respect to the frequency signal (f). More specifically, the digital pre-distortion circuitry 88 pre-distorts the frequency signal (f) such that the convolution, or cascade, of the pre-distortion and a transfer function of the PLL 90 results in a substantially flat frequency response in amplitude, phase, and group delay with respect to the frequency signal (f) for a range of modulation rates greater than the bandwidth of the PLL 90.

Using a time domain analysis, the operation of the digital pre-distortion circuitry 88 may be described using the following mathematical analysis. First, a desired modulation shaping g(t) may be defined as: g(t)=h(t)*g _(pd)(t), where “*” denotes convolution, h(t) is an impulse response of the PLL 90, and g_(pd)(t) is the pre-distorted modulation shaping. Note that the impulse response h(t) is the inverse LaPlace transform of a transfer function, H(s), of the PLL 90. In the frequency domain, G(s)=H(s) G _(pd)(s) Therefore,

${G_{pd}(s)} = {\frac{G(s)}{H(s)}.}$ Solving for the pre-distorted modulation shaping g_(pd)(t) then yields,

g_(pd)(t) = ∫₀^(∞)g(t − u )Laplace⁻¹{1/H(s), u}𝕕u. Using this equation, the digital pre-distortion circuitry 88 may be implemented such it computes the pre-distorted modulation shaping g_(pd)(t) based on the modulation shaping signal g(t). Alternatively, the digital pre-distortion circuitry 88 may be implemented as a look-up table (LUT), wherein the desired values of the pre-distorted modulation signal are pre-computed based on the pre-distorted modulation shaping g_(pd)(t) and stored in the LUT.

As an example, the desired modulation shaping may be that of the GMSK modulation scheme of the GSM standard and may be defined as:

${{h_{mod}(t)} = \frac{\frac{t^{2}}{e^{2\delta^{2}T^{2}}}}{\sqrt{2 \cdot \pi} \cdot \delta \cdot T}},\mspace{14mu}{{g(t)} = \mspace{140mu}{\int_{t\frac{T}{2}}^{t + \frac{T}{2}}{\frac{h_{mod}(x)}{T}\ {\mathbb{d}x}}}},\;{\quad{{{{where}\mspace{14mu} T} = \frac{48}{13 \cdot 10^{6}}},{\delta = \frac{\sqrt{\ln(2)}}{2 \cdot \pi \cdot {BT}}},\mspace{14mu}{and}}}$

BT=0.3.

Further, an exemplary transfer function, H(s), of the PLL 90 may be defined as:

${{H(s)} = \frac{K_{v} \cdot {K_{\phi}\left( {s + \omega_{z}} \right)}}{{N \cdot {C2} \cdot s^{3}} + {{N \cdot {C2} \cdot \omega_{p}}s^{2}} + {K_{V} \cdot K_{\phi} \cdot s} + {K_{V} \cdot K_{\phi} \cdot \omega_{Z}}}},$ where K _(V)=25·10⁶, K_(φ)=10³, N=1,

${\omega_{Z} = \frac{\omega_{0}}{3}},$ ω_(p)=3ω₀, ω₀=2·π·150·10³,and

${C2} = {\frac{3 \cdot K_{V} \cdot K_{\phi}}{N \cdot \omega_{P}^{2}}.}$ K_(V) is the sensitivity of the VCO 102, K₁₀₀ is the magnitude of the phase detector 98, N is the divide value in the feedback path which is 1 for the first PLL 94, and ω₀ is the frequency of oscillation of the VCO 102. Using the equation for g_(pd)(t) given above,

${g_{pd}(t)} = {{\int_{0}^{10^{- 4}}{{{g\left( {t - u} \right)} \cdot {{htf}(u)}}\ {\mathbb{d}u}}} + {\frac{19}{27} \cdot {g(t)}} + {\frac{1}{337500\pi} \cdot {g\left( {t - 1} \right)}} + {\frac{1}{2.7 \cdot 10^{11} \cdot \pi^{2}} \cdot {{g\left( {t - 2} \right)}.}}}$ Note that the upper limit of the convolution integral has been reduced from infinity to 10⁻⁴. This is possible by noting that the overlap of the two functions has become zero by this point and thus integrating further will only increase the solution time.

Using the equation for the pre-distorted modulation shaping, a look-up table may be generated and used to provide the pre-distorted modulation signal based on the modulation signal. For example, for GMSK, the pre-distorted modulation shaping, which is a distorted Gaussian curve, may be divided into a number of segments. In this example, there are eighty segments. Further, at any instant of time, there are five input pulses to the digital pre-distortion circuitry 88, each being offset in time by one symbol time, that contribute to the total response. Thus, when a pulse first comes into the digital pre-distortion circuitry 88, it is at the near zero tail part of the pre-distorted modulation shaping, after 16 clock times it is ⅕ through the pre-distorted modulation shaping, at 40 clock times it is half way through and is at it maximum, at 48 clock times it is ⅗ of the way through, at 64 clock times it is ⅘ of the way through, and at 80 clock times it is back to zero on the other side of the pre-distorted modulation shaping. As this input pulse is traveling through the system, there are four others with n*16 clock offsets from this. The input pulses are multiplied by +1 or −1, and all five are summed to give the overall response or output of the digital pre-distortion circuitry 88. As a result, the LUT may be derived by computing the desired output for all 32 possible combinations of +1 and −1 for the five pulses based on the equation for the pre-distorted modulation shaping defined above.

In another embodiment, the operation of the digital pre-distortion circuitry 88 may be described using a frequency domain analysis. Using the frequency domain analysis, it is shown that the digital pre-distortion circuitry 88 may be implemented as a digital filter that causes the modulation signal to be pre-distorted as described above in the time domain analysis. In essence, a transfer function of the digital pre-distortion circuitry 88 is selected to be substantially the inverse of the transfer function of the PLL 90. As an example, the transfer function of the PLL 90 may be:

${H(s)} = {\frac{1 + {C_{f1} \cdot s}}{{C_{f6} \cdot s^{6}} + {C_{f5} \cdot s^{5}} + {C_{f4} \cdot s^{4}} + {C_{f3} \cdot s^{3}} + {C_{f2} \cdot s^{2}} + {C_{f1} \cdot s} + 1}.}$ As such, the transfer function of the pre-distortion circuitry may be defined as:

${G_{pd}(s)} = {\frac{1}{H(s)} = {\frac{{C_{f6} \cdot s^{6}} + {C_{f5} \cdot s^{5}} + {C_{f4} \cdot s^{4}} + {C_{f3} \cdot s^{3}} + {C_{f2} \cdot s^{2}} + {C_{f1} \cdot s} + 1}{1 + {C_{f1} \cdot s}}.}}$

In order to improve stability, a number of poles may be added to the transfer function, G_(pd)(S), of the digital pre-distortion circuitry 88. For example, the digital pre-distortion circuitry 90 may be implemented as a digital filter having the transfer function:

${G_{pd}(s)} = \frac{\left( {{C_{f6} \cdot s^{6}} + {C_{f5} \cdot s^{5}} + {C_{f4} \cdot s^{4}} + {C_{f3} \cdot s^{3}} + {C_{f2} \cdot s^{2}} + {C_{f1} \cdot s} + 1} \right)}{\left( {\left( {1 + {C_{f1} \cdot s}} \right) \cdot \left( {1 + {s \cdot {R1} \cdot {C1}}} \right) \cdot \left( {1 + {s \cdot {R2} \cdot {C2}}} \right) \cdot \left( {1 + {s \cdot {R3} \cdot {C3}}} \right) \cdot \left( {1 + {s \cdot {R4} \cdot {C4}}} \right) \cdot \left( {1 + {s \cdot {R5} \cdot {C5}}} \right)} \right)}$ where R1-R5 and C1-C5 define a number of poles that improve the stability of the digital filter. The values of R1-R5 and C1-C5 may vary depending on the particular implementation.

FIG. 4 illustrates the digital pre-distortion circuitry 88 and the PLL 90 according to a second embodiment of the present invention. In this embodiment, the PLL 90 is a fractional-N PLL. Again, note that the pre-distorted frequency signal (f′), or pre-distorted modulation signal, is applied to a fractional-N divider 130 in a reference path of the PLL 90. As illustrated, this embodiment of the PLL 90 includes the fractional-N divider 130, a phase detector 132, a loop filter 134, a VCO 136, and a divider 138.

In operation, a reference frequency (F_(R)), which may be generated by a reference oscillator, is provided to the fractional-N divider 130. The fractional-N divider 130 divides the reference frequency (F_(R)) based on the pre-distorted frequency signal (f′) from the digital pre-distortion circuitry 88. Note that the pre-distorted frequency signal (f′) may alternatively be provided to the fractional-N divider 130 via a combiner such as the combiner 108 (FIG. 3). The divided reference frequency (F_(R)′) is provided to a first input of the phase detector 132. The output signal (F_(VCO)) of the VCO 136 is divided by the divider 138 to provide a feedback signal to a second input of the phase detector 132. The divider 138 may be an integer divider or a fractional-N divider. The phase detector 132 compares the divided reference frequency (F_(R)′) to the feedback signal and provides an output signal to the loop filter 134. The loop filter 134 low-pass filters the output signal from the phase detector 132 to provide a control voltage to the VCO 136. In one embodiment, the loop filter 134 has a narrow bandwidth, such as 90 kHz. The frequency of the output signal (F_(VCO)) may be controlled by an external component, such as the control system 22 (FIG. 1), by controlling the divider control input (DIVIDER CONTROL) provided to the divider 138. For example, the divider control input may be controlled for channel selection.

According to the present invention, the digital pre-distortion circuitry 88 operates to apply pre-distortion to the modulation signal applied to the fractional-N divider 130 in the reference path of the PLL 90 in order to effectively increase the bandwidth of the PLL 90 as described above. More specifically, the digital pre-distortion circuitry 88 pre-distorts the frequency signal (f) such that the convolution, or cascade, of the pre-distortion and a frequency response of the PLL 90 results in a substantially flat frequency response in amplitude, phase, and group delay for a range of modulation rates greater than the bandwidth of the PLL 90.

The present invention provides substantial opportunity for variation without departing from the spirit or scope of the present invention. For example, while the present invention is described above with respect to the modulator of FIG. 2 that operates in either a GMSK mode or 8PSK mode, the present invention is not limited thereto. The present invention is equally applicable to a modulator operating according a modulation scheme having a phase or frequency modulation component. For example, the present invention may be incorporated into a modulator operating according to a Wideband Code Division Multiple Access (WCDMA) modulation scheme.

Those skilled in the art will recognize improvements and modifications to the preferred embodiments of the present invention. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow. 

1. A system comprising: a) a phase locked loop system comprising: i) loop circuitry adapted to provide an output signal based on a divided reference signal; and ii) a fractional-N divider adapted to fractionally divide a reference signal based on a pre-distorted modulation signal to provide the divided reference signal such that the output signal is phase modulated; and b) pre-distortion circuitry adapted to pre-distort a modulation signal to provide the pre-distorted modulation signal such that a convolution of a transfer function of the phase locked loop system and a transfer function of the pre-distortion circuitry provides a frequency response that is substantially flat for a range of modulation rates greater than a bandwidth of the phase locked loop system.
 2. The system of claim 1 wherein the pre-distortion circuitry operates to provide a pre-distorted modulation shaping based on the equation: g_(pd)(t) = ∫₀^(∞)g(t − u)Laplace⁻¹{1/H(s), u} 𝕕u, wherein g_(pd)(t) is the pre-distorted modulation shaping, g(t) is a desired modulation shaping, and H(s) is a transfer function of the phase locked loop system.
 3. The system of claim 1 wherein the transfer function of the pre-distortion circuitry is substantially an inverse of the transfer function of the phase locked loop system.
 4. The system of claim 1 wherein the loop circuitry adapted to provide the output signal comprises: a phase detector adapted to compare a phase of the divided reference signal to a phase of a feedback signal; a loop filter adapted to filter an output of the phase detector to provide a control signal; controlled oscillator circuitry adapted to provide the output signal based on the control signal; and feedback circuitry adapted to provide the feedback signal based on the output signal.
 5. The system of claim 4 wherein the feedback circuitry comprises mixer circuitry adapted to multiply the output signal and a local oscillator signal to provide the feedback signal.
 6. The system of claim 5 wherein the feedback circuitry further comprises filtering circuitry adapted to filter the feedback signal prior to providing the feedback signal to the phase detector.
 7. The system of claim 5 wherein the phase locked loop system comprises a second phase locked loop adapted to provide the local oscillator signal based on a second reference signal.
 8. The system of claim 7 wherein the local oscillator signal is also provided to the fractional-N divider as the reference signal.
 9. The system of claim 7 wherein the second phase locked loop is a fractional-N phase locked loop and provides the local oscillator signal based on the second reference signal and a fractional divide value.
 10. The system of claim 1 further comprising combiner circuitry adapted to combine an initial fractional divide value and the pre-distorted modulation signal to provide a combined fractional divide value, wherein the combined fractional divide value is provided to the fractional-N divider to control a fractional-N divide value of the fractional-N divider.
 11. The system of claim 10 wherein the combiner circuitry has a digital interface and the pre-distorted modulation signal is a digital signal.
 12. The system of claim 11 wherein the system is part of modulation circuitry in a transmitter of a mobile terminal and the modulation circuitry provides an all digital path from processing circuitry of the mobile terminal to the digital interface of the combiner circuitry.
 13. A method for providing a modulated signal using a phase locked loop system comprising: pre-distorting a modulation signal to provide a pre-distorted modulation signal; fractionally dividing a reference signal based on the pre-distorted modulation signal to provide a divided reference signal; and providing an output signal based on the divided reference signal; wherein pre-distorting the modulation signal comprises pre-distorting the modulation signal such that a cascade of a pre-distortion applied by the step of pre-distorting and a transfer function of the phase locked loop system provides a frequency response that is substantially flat for a range of modulation rates greater than a bandwidth of the phase locked loop system.
 14. The method of claim 13 wherein pre-distorting the modulation signal comprises pre-distorting the modulation signal based on the equation: g_(pd)(t) = ∫₀^(∞)g(t − u )Laplace⁻¹{1/H(s), u}𝕕u, wherein g_(pd)(t) is a pre-distorted modulation shaping, g(t) is a desired modulation shaping, and H(s) is a transfer function of the phase locked loop system.
 15. The method of claim 13 wherein the pre-distortion applied by the pre-distorting step is defined by a transfer function substantially equal to an inverse of the transfer function of the phase locked loop system.
 16. The method of claim 13 wherein providing the output signal comprises: comparing a phase of the divided reference signal to a phase of a feedback signal to provide a phase detection signal; low-pass filtering the phase detection signal to provide a control signal; providing the output signal based on the control signal; and providing the feedback signal based on the output signal.
 17. The method of claim 16 wherein providing the feedback signal comprises multiplying the output signal and a local oscillator signal to provide the feedback signal.
 18. The method of claim 17 wherein providing the feedback signal further comprises filtering the feedback signal.
 19. The method of claim 17 further comprising providing a second phase locked loop adapted to provide the local oscillator signal based on a second reference signal.
 20. The method of claim 19 further comprising providing the local oscillator signal as the reference signal.
 21. The method of claim 13 wherein fractionally dividing the reference signal comprises: combining an initial fractional divide value and the pre-distorted modulation signal to provide a combined fractional divide value; and fractionally dividing the reference signal based on the combined fractional divide value to provide the divided reference signal. 